This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

L

UNITED STATES DEFARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/079,472	02/19/2002	Maitreyee Mahajani	40025-005	6706	
33971	7590 03/06/2003				
MATRIX S	EMICONDUCTOR, IN	C.	EXAMINER		
3230 SCOTT BOULEVARD			LE, THAO X		
SANTA CLA	RA, CA 95034				
			ART UNIT	PAPER NUMBER	
			2814		
			DATE MAILED: 03/06/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

	Application No.	Applicant(s)	KK			
	10/079,472	MAHAJANI ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thao X Le	2814				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	correspondence add	ress			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status						
1) Responsive to communication(s) filed on <u>01 l</u>	March 0122 .					
2a) ☐ This action is FINAL . 2b) ☐ Th						
	and for formal methods proposition as to the morits is					
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
4) Claim(s) 1,3,5-9,12-15 and 20-34 is/are pend	ing in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1,3,5-9,12-15 and 20-34</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement. Application Papers						
9) The specification is objected to by the Examine	er.					
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
-	1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No						
 Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
 a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Information	ary (PTO-413) Paper No al Patent Application (PT				

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1, 6-7, 9, 20-22, 24, 26, 27, 12-15, 30-31 are rejected under 35 U.S.C. 102(e) as being anticipated by US Pub 2003/0017670 to Luoh et al.

Regarding to claim 1, Luoh discloses a method for making a transistor, fig. 1-4 containing a gate dielectric structure, comprising: providing a gate conductor 17 [0018], proving a channel (area between source and drain 19 [0019]), and providing between the gate conductor 17 and the channel an oxide layer of the gate dielectric structure 13 by an in-situ steam generation process (ISSG), fig. 3 step 31 [0020].

Regarding to claims 6-7, 27, 12-15, 20, Louh discloses a method wherein the ISSG is performed at a temperature ranging from 600°C to about 900°C, wherein the pressure ranging from 100 millitorr to about 760 torr [0020], wherein the ISSG oxide layer 13 having the thickness of 10 to about 200 angstrom [0023], wherein the transistor is a SONOS transistor, 10= silicon, 13 = oxide, 14=nitride, 16 = oxide, 17 = silicon [0018], wherein the method further including annealing the oxide layer in a nitric oxide atmosphere [0022].

Regarding to claims 9, 24 Louh discloses a method for making a SONOS device, comprising: providing a channel region (area between source and drain 19 [0019]), and providing a first oxide layer 13 on the channel region by ISSG process providing a nitride layer 14, on the first oxide layer 13, and providing a second oxide layer 16 on the nitride layer [0020].

Regarding to claim 21, Louh discloses a method for making a gate dielectric structure for a SONOS device comprising providing silicon 10, providing an oxide layer 13 of gate dielectric structure on the silicon 10 by ISSG [0020], the oxide layer having a thickness of about 10 to 200 angstrom [0023] and annealing the oxide layer in a nitric oxide atmosphere [0022].

Regarding to claim 22, Louh discloses a method for making a gate dielectric structure for a SONOS device comprising: providing a gate conductor 17 [0018], proving a channel (area between source and drain 19 [0019]), and providing between the gate conductor 17 and the channel an oxide layer of the gate dielectric structure 13 by an in-situ steam generation process (ISSG), fig. 3 step 31 [0020], ISSG is performed at a temperature ranging from 600°C to about 1050°C, wherein the pressure ranging from 100 millitorr to about 760 torr [0020], ISSG oxide layer 13 having the thickness of 10 to about 200 angstrom [0023], and annealing the oxide layer in a nitric oxide atmosphere [0022].

Regarding to claim 26, as discussed in the above claims, Louh discloses all the limitations of claim 26.

Regarding to claims 30, 31, Louh discloses the method wherein the silicon is a surface of silicon wafer, wherein the silicon comprises polysilicon. Although the prior art does not specially disclose the claimed silicon wafer, this feature is seen to be inherent teaching of that limitation

Application/Control Number: 10/079,472

Art Unit: 2814

because the semiconductor substrate 10 would be understood in the art as comprising silicon wafer or polysilicon.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 3, 5, 8, 23, 25, 28-29, 32-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Pub 2003/0017670 to Luoh et al.

Regarding to claim 3, Louh does not expressly disclose the transistor is a thin film transistor (TFT).

However, at the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the ISSG dielectric structure teaching of Louh for intended use.

Regarding to claims 5, 8, 28, Louh discloses a method wherein the ISSG is performed at a temperature ranging from 600°C to about 900°C, wherein the pressure ranging from 100 millitorr to about 760 torr [0020], wherein the ISSG oxide layer 13 having the thickness of 10 to about 200 angstrom [0023], wherein the transistor is a SONOS transistor, 10= silicon, 13 = oxide, 14=nitride, 16 = oxide, 17 = silicon [0018], wherein the method further including annealing the oxide layer in a nitric oxide atmosphere [0022].

Regarding to claims 23, 25, Louh discloses a method for making a gate dielectric structure: providing a gate conductor 17 [0018], proving a channel (area between source and drain 19 [0019]), and providing between the gate conductor 17 and the channel an oxide layer 13 of the gate dielectric structure on the channel region by ISSG, fig. 3 step 31 [0020].

But Louh does not expressly disclose the thin film transistor. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the ISSG dielectric structure teaching of Louh for intended use.

Regarding to claims 29, 32-33, Louh discloses a transistor comprises a floating gate 12, fig. 2.

Regarding to claim 34, Louh does not expressly disclose the gate conductor 17 comprises metal.

But Louh discloses the gate conductor 17 is a conductive layer. At the time of the invention was made; it would have been obvious to one of ordinary skill in the art to

replace the conductive gate 17 of Louh with metal, because such substitution would have been considered a mere substitution of art-recognized equivalent values.

4. Claims 1, 3, 5, 8, 23, 25, 28-29, 32-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5932484 to Iwanaga et al in view of US Pub 2003/0017670 to Louh et al.

Regarding to claims 1, 23, 25, Iwanaga discloses a method for making a transistor, fig. 4A-4C containing a gate dielectric structure, comprising providing a gate conductor G; fig. 4B, column 9 line 4, proving a channel (area between source and drain 19, and providing between the gate conductor G and the channel an oxide layer of the gate dielectric structure, fig, 4B column 8 line 60.

But Iwanaga does not expressly disclose the oxide layer is formed by an in-situ steam generation process (ISSG).

However, Louh reference discloses an oxide layer of the gate dielectric structure is formed by an in-situ steam generation process (ISSG), fig. 3 step 31 [0020]. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to replace the oxide layer teaching of Iwanaga with the ISSG oxide layer teaching of Louh, because it would have created dielectric structure having higher withstanding voltage, lower current leakage, improved retention characteristic of memory cell, single-wafer process, and reduce the structure stress as taught by Louh [0009] and [0010]. Regarding to claim 3, Iwanaga discloses the transistor is a thin film transistor (TFT).

Regarding to claims 5, 8, Iwanaga does not expressly disclose the ISSG is performed at a temperature ranging from 600°C to about 900°C, and annealing the oxide layer in a nitric oxide atmosphere.

[0010].

But Louh reference discloses the ISSG is performed at a temperature ranging from 600°C to about 900°C, and annealing the oxide layer in a nitric oxide atmosphere.

At the time the invention was made; it would have been obvious to one of ordinary skill in the art to replace the oxide layer teaching of Iwanaga with the ISSG oxide layer teaching of Louh, because it would have created dielectric structure having higher withstanding voltage, lower-current leakage, improved retention characteristic of memory cell, single-wafer process, and reduce the structure stress as taught by Louh [0009] and

Regarding to claims 28, 29, 32-33, Iwanaga, disclose the method wherein the transistor is a SONOS transistor, having a floating gate.

Regarding to claim 34, Iwanaga does not expressly disclose the gate conductor comprises metal.

But Iwanaga discloses the gate conductor is a polycrystalline silicon layer, column 9 line 1. At the time of the invention was made, it would have been obvious to one of ordinary skill in the art to replace the gate conductor of Iwanaga with metal, because such substitution would have been considered a mere substitution of art-recognized equivalent values.

Response to Arguments

5. Applicant's arguments with respect to claims 1,3, 5-9, 12-15, 20-26 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao X Le whose telephone number is 703-306-0208. The examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M Fahmy can be reached on 703-308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Application/Control Number: 10/079,472

Art Unit: 2814

Thao X. Le February 27, 2003

PHAT X. CAO PRIMARY EXAMINER